Stub minimization for assemblies without wirebonds to package substrate

ABSTRACT

A microelectronic package can include a substrate and a microelectronic element having a face and one or more columns of contacts thereon which face and are joined to corresponding contacts on a surface of the substrate. An axial plane may intersect the face along a line in the first direction and centered relative to the columns of element contacts. Columns of package terminals can extend in the first direction. First terminals in a central region of the second surface can be configured to carry address information usable to determine an addressable memory location within the microelectronic element. The central region may have a width not more than three and one-half times a minimum pitch between the columns of package terminals. The axial plane can intersect the central region.

CROSS-REFERENCE TO RELATED APPLICATIONS

The present application is a divisional of U.S. patent application Ser.No. 13/439,299, filed Apr. 4, 2012. Application Ser. No. 13/439,299claims the benefit of U.S. Provisional Patent Applications 61/542,488,61/542,495, and 61/542,553, each filed Oct. 3, 2011, and U.S.Provisional Patent Application 61/600,361 filed Feb. 17, 2012, thedisclosures of all of which are hereby incorporated herein by reference.

BACKGROUND OF THE INVENTION

The subject matter of the present application relates to microelectronicpackages and assemblies incorporating microelectronic packages.

Semiconductor chips are commonly provided as individual, prepackagedunits. A standard chip has a flat, rectangular body with a large frontface having contacts connected to the internal circuitry of the chip.Each individual chip typically is contained in a package having externalterminals which, in turn, are electrically connected to a circuit panelsuch as a printed circuit board and which connects the contacts of thechip to conductors of the circuit panel. In many conventional designs,the chip package occupies an area of the circuit panel considerablylarger than the area of the chip itself. As used in this disclosure withreference to a flat chip having a front face, the “area of the chip”should be understood as referring to the area of the front face.

In “flip chip” designs, the front face of the chip confronts the face ofa package dielectric element, i.e., substrate of the package, and thecontacts on the chip are bonded directly to contacts of the substrate bysolder bumps or other connecting elements. In turn, the substrate can bebonded to a circuit panel through terminals overlying the face of thesubstrate. The “flip chip” design provides a relatively compactarrangement. In some cases, each package can be a “chip-scale package”which occupies an area of the circuit panel equal to or slightly largerthan the area of the chip's front face, such as disclosed, for example,in certain embodiments of commonly-assigned U.S. Pat. Nos. 5,148,265;5,148,266; and 5,679,977, the disclosures of which are incorporatedherein by reference. Certain innovative mounting techniques offercompactness approaching or equal to that of conventional flip-chipbonding. Size is a significant consideration in any physical arrangementof chips. The demand for more compact physical arrangements of chips hasbecome even more intense with the rapid progress of portable electronicdevices. Merely by way of example, devices commonly referred to as“smart phones” integrate the functions of a cellular telephone withpowerful data processors, memory and ancillary devices such as globalpositioning system receivers, electronic cameras, and local area networkconnections along with high-resolution displays and associated imageprocessing chips. Such devices can provide capabilities such as fullinternet connectivity, entertainment including full-resolution video,navigation, electronic banking and more, all in a pocket-size device.Complex portable devices require packing numerous chips into a smallspace. Moreover, some of the chips have many input and outputconnections, commonly referred to as “I/Os.” These I/Os must beinterconnected with the I/Os of other chips. The interconnections shouldbe short to minimize signal propagation delays. The components whichform the interconnections should not greatly increase the size of theassembly. Similar needs arise in other applications as, for example, indata servers such as those used in internet search engines whereincreased performance and size reduction are needed.

Semiconductor chips containing memory storage arrays, particularlydynamic random access memory chips (DRAMs) and flash memory chips arecommonly packaged in multiple-chip packages and assemblies. Each packagehas many electrical connections for carrying signals, power and groundbetween terminals, i.e., external connection points of the package, andthe chips therein. The electrical connections can include differentkinds of conductors such as horizontal conductors, e.g., traces, beamleads, etc., which extend in a horizontal direction relative to acontact-bearing surface of a chip, vertical conductors such as vias,which extend in a vertical direction relative to the surface of thechip, and wire bonds which extending in both horizontal and verticaldirections relative to the surface of the chip.

Conventional microelectronic packages can incorporate a microelectronicelement predominantly having memory storage array function, i.e., onethat embodies a greater number of active devices to provide memorystorage array function than any other function. The microelectronicelement may be or include a dynamic random access memory (DRAM) chip, ora stacked electrically interconnected assembly of such semiconductorchips. Typically, all of the terminals of such package are placed insets of columns adjacent to one or more peripheral edges of a packagesubstrate to which the microelectronic element is mounted. For example,in one conventional microelectronic package 12 seen in FIG. 1, threecolumns 14 of terminals can be disposed adjacent a first peripheral edge16 of the package substrate 20 and three other columns 18 of terminalscan be disposed adjacent a second peripheral edge 22 of the packagesubstrate 20. A central region 24 of the package substrate 20 in theconventional package does not have any columns of terminals. FIG. 1further shows a semiconductor chip 11 within the package having elementcontacts 26 on a face 28 thereof which are electrically interconnectedwith the columns 14, 18 of terminals of the package 12 with wire bondsextending through an aperture, e.g., bond window, in the central region24 of package substrate 20. In some cases, an adhesive layer 32 may bedisposed between the face 28 of the microelectronic element 11 and thesubstrate 20 to reinforce the mechanical connection between themicroelectronic element and the substrate, with the wire bonds extendingthrough an opening in the adhesive layer 32.

In light of the foregoing, certain improvements in the positioning ofterminals on microelectronic packages can be made in order to improveelectrical performance, particularly in assemblies which include suchpackages and a circuit panel to which such packages can be mounted andelectrically interconnected with one another.

SUMMARY OF THE INVENTION

A microelectronic package according to an aspect of the invention caninclude first and second microelectronic elements each embodying agreater number of active devices to provide memory storage arrayfunction than any other function. Each microelectronic element may haveone or more columns of element contacts each column of element contactsextending in a first direction along a face of such microelectronicelement. The package may include a substrate which has first and secondopposed surfaces and first and second opposed edges extending betweenthe first and second surfaces. The first surface may have firstsubstrate contacts and second substrate contacts thereon. The firstsubstrate contacts may face the element contacts of the firstmicroelectronic element and be joined thereto, and the second substratecontacts may face the element contacts of the second microelectronicelement and be joined thereto.

A plurality of terminals can be exposed at the second surface of thesubstrate and electrically connected with the first and second substratecontacts. The terminals can be disposed at positions within a pluralityof parallel columns extending in the first direction along the secondsurface of the substrate and can be configured to connect themicroelectronic package to at least one component external to themicroelectronic package. The terminals can include first terminalsdisposed within at least one of the columns of terminals in a centralregion of the second surface of the substrate. The first terminals canbe configured to carry address information usable by circuitry withinthe microelectronic package to determine an addressable memory locationfrom among all the available addressable memory locations of a memorystorage array within a microelectronic element of the first and secondmicroelectronic elements.

In one example, the central region may have a width in a seconddirection along the second surface of the substrate transverse to thefirst direction. The width of the central region can be not more thanthree and one-half times a minimum pitch between any two adjacentcolumns of the parallel columns of the terminals. An axial planeextending in the first direction and centered relative to the columns ofelement contacts of the first and second microelectronic elements canextend in a third direction normal to the second surface of thesubstrate and may intersect the central region of the second surface.

In one example, the first terminals are configured to carry all of theaddress information usable by the circuitry within the package todetermine the addressable memory location.

In one example, the first terminals may be configured to carryinformation that controls an operating mode of a microelectronic elementof the first and second microelectronic elements.

In one example, the first terminals can be configured to carry all ofthe command signals transferred to the microelectronic package. Thecommand signals can be write enable, row address strobe, and columnaddress strobe signals.

In one example, the first terminals can be configured to carry clocksignals transferred to the microelectronic package. The microelectronicpackage can be configured to use the clock signals to sample signalsreceived at the terminals which carry the address information.

In one example, the first terminals can be configured to carry all ofthe bank address signals transferred to the microelectronic package.

In one example, the element contacts can include the one or more columnsof element contacts, which can be first contacts containing a majorityof the element contacts. The element contacts can further include secondcontacts on the face of at least one of the microelectronic elementswhich can be disposed adjacent to one or more edges of such face. Thesecond contacts can be fewer than the number of first contacts in anyone column thereof. The axial plane can be centered with respect to thefirst contacts, regardless of the positions of the second contacts.

In one example, each of the second contacts can be configured for atleast one of: connection to at least one of a source of power or ground;or for contact with a probing device.

In one example, the first terminals can be disposed at positions withinno more than four of the columns of terminals.

In one example, the substrate can include a dielectric element can havea coefficient of thermal expansion (“CTE”) in the plane of thedielectric element of less than 30 parts per million per degree Celsius(“ppm/° C.”).

In one example, the substrate can include an element which has a CTE ofless than 12 ppm/° C.

In one example, the terminals can be configured for connecting themicroelectronic package to an external component can be a circuit panel.

In one example, the faces of the first and second microelectronicelements can extend in a single plane parallel to the first surface ofthe substrate.

In one example, the microelectronic package may further include thirdand fourth microelectronic elements overlying the first surface of thesubstrate. Each of the third and fourth microelectronic elements mayembody a greater number of active devices to provide memory storagearray function than any other function. The third and fourthmicroelectronic elements each can have a face and element contacts onsuch face facing and joined to respective third and fourth substratecontacts on the first surface of the substrate.

In one example, at least some of the element contacts of the third andfourth microelectronic elements can be disposed at positions within oneor more columns. Each column may include a plurality of the elementcontacts and extending along the face of the respective third or fourthmicroelectronic element. In one example, each column of element contactsof the third and fourth microelectronic elements may extend in the firstdirection, wherein the axial plane can be centered among all the columnsof the first, second, third and fourth microelectronic elements.

In one example, the faces of the third and fourth microelectronicelements can extend in the single plane.

In one example, at least some of the element contacts of the third andfourth microelectronic elements can be disposed within one or morecolumns, and each such column may include a plurality of elementcontacts and extending along the face of the respective third or fourthmicroelectronic element in at least one direction transverse to thefirst direction.

In one example, the central region can be disposed within a rectangulararea of the substrate beyond which none of the faces of the first,second, third and fourth microelectronic elements extends.

In one example, each of the first, second, third and fourthmicroelectronic elements may have two parallel first edges extending inthe same direction as the columns of element contacts on the respectivemicroelectronic element. Each such microelectronic element may have twoparallel second edges extending in a direction transverse to the firstedges of the respective microelectronic element. A plane containingeither first edge of a respective microelectronic element and whichextends in a direction normal to the face of the respectivemicroelectronic element can intersect the first edge of another of themicroelectronic elements.

In one example, the plane containing either first edge of the respectivemicroelectronic element can interest the first edge of only one of theother microelectronic elements.

A microelectronic package according to an aspect of the invention caninclude first and second microelectronic elements each embodying agreater number of active devices to provide memory storage arrayfunction than any other function. Each microelectronic element can haveone or more columns of element contacts. Each such column of elementcontacts may extend in a first direction along a face of suchmicroelectronic element. A substrate can have first and second opposedsurfaces and first and second opposed edges extending between the firstand second surfaces. The first surface can have first substrate contactsand second substrate contacts thereon. The first substrate contacts canface the element contacts of the first microelectronic element and bejoined thereto. The second substrate contacts can face the elementcontacts of the second microelectronic element and be joined thereto.

A plurality of terminals can be exposed at the second surface of thesubstrate and electrically connected with the first and second substratecontacts. The terminals can be disposed at positions within a pluralityof parallel columns extending in the first direction along the secondsurface of the substrate and can be configured to connect themicroelectronic package to at least one component external to themicroelectronic package. The terminals can include first terminalsdisposed within at least one of the columns of terminals in a centralregion of the second surface. The first terminals can be configured tocarry a majority of address information usable by circuitry within themicroelectronic package to determine an addressable memory location fromamong all the available addressable memory locations of a memory storagearray within a microelectronic element of the first and secondmicroelectronic elements. The central region may have a width in asecond direction along the second surface of the substrate transverse tothe first direction which is not more than three and one-half times aminimum pitch between any two adjacent columns of the parallel columnsof the terminals. An axial plane extending in the first direction andcentered relative to the columns of element contacts of the first andsecond microelectronic elements can extend in a third direction normalto the second surface of the substrate and can intersect the centralregion of the second surface.

In one example, the first terminals can be configured to carry at leastthree quarters of the address information usable by the circuitry withinthe package to determine the addressable memory location.

A microelectronic package according to an embodiment of the inventioncan include a microelectronic element embodying a greater number ofactive devices to provide memory storage array function than any otherfunction. The microelectronic element can have one or more columns ofelement contacts each column extending in a first direction along a faceof the microelectronic element, such that an axial plane extending in adirection normal to the face of the microelectronic element intersectsthe face of the microelectronic element along a line extending in thefirst direction and centered relative to the one or more columns ofelement contacts. The microelectronic package further includes packagingstructure, such as a dielectric layer having a surface overlying theface of the microelectronic element and facing away from the face of themicroelectronic element. A plurality of terminals can be exposed at thesurface of the dielectric layer, at least some of the terminals whichcan be electrically connected with the element contacts through tracesextending along the dielectric layer and metallized vias extending fromthe traces and contacting the element contacts. The terminals can bedisposed at positions within a plurality of parallel columns and can beconfigured for connecting the microelectronic package to at least onecomponent external to the microelectronic package. The terminals caninclude first terminals disposed within at least one column in thecentral region. The first terminals can be configured to carry addressinformation usable by circuitry within the package to determine anaddressable memory location from among all the available addressablememory locations of a memory storage array within the microelectronicelement. The central region can be not wider than three and one-halftimes a minimum pitch between any two adjacent columns of the terminals,and the axial plane may intersect the central region.

In one example, the first terminals can be configured to carry all ofthe address information usable by the circuitry within the package todetermine the addressable memory location.

In one example, the first terminals can be configured to carryinformation that controls an operating mode of the microelectronicelement.

In one example, the first terminals can be configured to carry all ofthe command signals transferred to the microelectronic package, thecommand signals can be write enable, row address strobe, and columnaddress strobe signals.

In one example, the first terminals can be configured to carry clocksignals transferred to the microelectronic package, each microelectronicpackage can be configured to use the clock signals to sample signalsreceived at the terminals which carry the address information.

In one example, the first terminals can be configured to carry all ofthe bank address signals transferred to the microelectronic package.

In one example, the terminals can be configured for connecting themicroelectronic package to an external component can be a circuit panel.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a sectional view illustrating a conventional microelectronicpackage containing a DRAM chip.

FIG. 2 is a diagrammatic schematic diagram illustrating amicroelectronic assembly, e.g., a DIMM module, incorporating a circuitpanel and a plurality of microelectronic packages mounted opposite oneanother to first and second opposite surfaces thereof.

FIG. 3 is a sectional view further illustrating an electricalinterconnection between first and second microelectronic packages and acircuit panel in an assembly such as shown in FIG. 2.

FIG. 4 is a diagrammatic plan view further illustrating the electricalinterconnection between first and second microelectronic packages in anassembly such as shown in FIG. 2.

FIG. 5 is a diagrammatic plan view illustrating an arrangement andsignal assignment of terminals in a microelectronic package according toan embodiment of the invention.

FIG. 6A is a sectional view through line 6A-6A of FIG. 5 furtherillustrating the microelectronic package shown in FIG. 5.

FIG. 6B is a plan view further illustrating a possible arrangement ofelement contacts and types of contacts on a microelectronic elementwithin a microelectronic package according to any of the embodimentsclaimed herein, among which is the embodiment shown in FIGS. 5 and 6A.

FIG. 6C is a plan view further illustrating a possible arrangement ofelement contacts and types of contacts on a microelectronic elementwithin a microelectronic package according to any of the embodimentsclaimed herein, among which is the embodiment shown in FIGS. 5 and 6A.

FIG. 7A is a plan view further illustrating another possible arrangementof element contacts on a microelectronic element within amicroelectronic package according to the embodiment shown in FIGS. 5 and6A.

FIG. 7B is a plan view further illustrating an arrangement of terminalsin accordance with the embodiment shown in FIGS. 5 and 6A.

FIG. 7C is a sectional view illustrating a microelectronic assembly andfirst and second microelectronic packages electrically interconnectedtherewith in accordance with an embodiment of the invention.

FIG. 7D is a schematic diagram illustrating a microelectronic assemblyincluding a circuit panel and microelectronic packages electricallyconnected thereto, e.g., a memory module, among others, according to anembodiment of the invention.

FIG. 8 is a plan view illustrating an alternative arrangement ofterminals on a microelectronic package according to a variation of theembodiment shown in FIGS. 5 and 6A.

FIG. 9A is a plan view and FIG. 9B is a corresponding sectional viewthrough line 9B-9B of FIG. 9A illustrating a microelectronic packageaccording to a variation of the embodiment shown in FIGS. 5 and 6A.

FIG. 9C is a plan view illustrating an arrangement of element contactsand electrical interconnection between a microelectronic element and asubstrate in an embodiment of a microelectronic package as shown inFIGS. 9A-B.

FIG. 10 is a sectional view illustrating a microelectronic packageincluding a stacked electrically connected assembly of semiconductorchips therein in accordance with an embodiment of the invention.

FIG. 11A is a sectional view illustrating a microelectronic packageincluding a stacked electrically connected assembly of semiconductorchips therein in accordance with an embodiment of the invention.

FIG. 11B is a sectional view illustrating a microelectronic packageincluding a stacked electrically connected assembly of semiconductorchips therein in accordance with an embodiment of the invention.

FIG. 12 is a sectional view illustrating a microelectronic packageincluding a stacked electrically connected assembly of semiconductorchips therein in accordance with an embodiment of the invention.

FIG. 13A is a sectional view illustrating a microelectronic packageincluding a stacked electrically connected assembly of semiconductorchips therein in accordance with an embodiment of the invention.

FIG. 13B is a sectional view illustrating a microelectronic packageincluding a stacked electrically connected assembly of semiconductorchips therein in accordance with an embodiment of the invention.

FIG. 14 is a sectional view illustrating an embodiment of amicroelectronic package including first and second microelectronicelements therein each having element contacts facing and joined tocorresponding substrate contacts.

FIG. 15A is a diagrammatic plan view illustrating a signal assignment ofterminals on a microelectronic package according to the embodiment shownin FIG. 14, wherein FIG. 14 is a sectional view through line 14-14 ofFIG. 15A.

FIG. 15B is a plan view further illustrating a possible placement ofterminals on the package of FIGS. 14 and 15A relative to the elementcontacts on the first and second microelectronic elements therein.

FIG. 16A is a plan view illustrating another embodiment of amicroelectronic package having first, second, third and fourthmicroelectronic elements therein spaced apart from one another on asubstrate.

FIG. 16B is a plan view illustrating a possible arrangement and signalassignment of terminals on the microelectronic package according to theembodiment shown in FIG. 16A.

FIG. 17A is a plan view illustrating another embodiment of amicroelectronic package having first, second, third and fourthmicroelectronic elements therein spaced apart from one another in apinwheel arrangement on a substrate.

FIG. 17B is a plan view illustrating a possible arrangement and signalassignment of terminals on the microelectronic package according to theembodiment shown in FIG. 17A.

FIG. 18A is a sectional view illustrating a wafer-level microelectronicpackage according to a variation of the embodiment shown in FIGS. 5 and6A.

FIG. 18B is a sectional view illustrating a fan-out wafer-levelmicroelectronic package according to a variation of the embodiment shownin FIG. 18A.

FIG. 19 is a schematic sectional view illustrating a system according toan embodiment of the invention.

DETAILED DESCRIPTION

In view of the illustrative conventional microelectronic package 12described relative to FIG. 1, the inventors have recognized improvementswhich can be made that may help improve the electrical performance of apackage incorporating a memory storage array chip, and an assembly whichincorporates such package.

Improvements can be made particularly for use of a microelectronicpackage when provided in an assembly such as shown in FIGS. 2-4, inwhich a package 12A is mounted to a surface of a circuit panel withanother like package 12B mounted opposite thereto on an opposite surfaceof the circuit panel. The packages 12A, 12B typically are functionallyand mechanically equivalent to one another. Other pairs 12C and 12D; and12E and 12F, of functionally and mechanically equivalent packagestypically are also mounted to the same circuit panel 34. The circuitpanel and the packages assembled thereto may form a portion of anassembly commonly referred to as a dual in-line memory module (“DIMM”).The packages in each oppositely mounted pair of packages, e.g., packages12A, 12B, connect to contacts on opposite surfaces of the circuit panelso that the packages in each pair overlie one another typically by morethan 90% of their respective areas. Local wiring within the circuitpanel 34 connects terminals, e.g., the terminals labeled “1” and “5” oneach package to global wiring on the circuit panel. The global wiringincludes the signal conductors of a bus 36 used to conduct some signalsto connection sites on the circuit panel 34 such as sites I, II and III.For example, packages 12A, 12B are electrically connected to the bus 36by local wiring coupled to a connection site I, packages 12C, 12D areelectrically connected to the bus by local wiring coupled to connectionsite II, and packages 12E, 12F are electrically connected to the bus bylocal wiring coupled to connection site III.

The circuit panel 34 electrically interconnects the terminals of therespective packages 12A, 12B using local interconnect wiring thatappears similar to a crisscross or “shoelace” pattern in which aterminal labeled “1” near one edge of package 12A connects through thecircuit panel 34 to a terminal labeled “1” of package 12B near the sameedge 16 of package 12B. However, the edge 16 of package 12B as assembledto circuit panel 34 is far from the edge 16 of package 12A. FIGS. 2-4further shows that a terminal labeled “5” near an edge 22 of package 12Ais connected through the circuit panel 34 to a terminal labeled “5” ofpackage 12B near the same edge 22 of package 12B. In assembly 38 theedge 22 of package 12A is far from the edge 22 of package 12B.

Connections through the circuit panel between terminals on each package,e.g., package 12A, to the corresponding terminals on the package mountedopposite thereto, i.e., package 12B, are fairly long. As further seen inFIG. 3, in such assembly of like microelectronic packages 12A, 12B, thecircuit panel 34 may electrically interconnect a signal conductor of thebus 36 with the terminal of package 12A marked “1” and the correspondingterminal of package 12B marked “1”, when the same signal from the bus isto be transmitted to each package. Similarly, the circuit panel 34 mayelectrically interconnect another signal conductor of the bus 36 withthe terminal of package 12A marked “2” and the corresponding terminal ofpackage 12B marked “2”. The same connection arrangement may also applyto other signal conductors of the bus and corresponding terminals ofeach package. Local wiring between the bus 36 on the circuit panel 34and each package of the respective pair of packages, e.g., packages 12A,12B (FIG. 2) at a connection site I of the board can be in form ofunterminated stubs. Such local wiring when relatively long may in somecases impact the performance of the assembly 38 as discussed below.Moreover, the circuit panel 34 also requires local wiring toelectrically interconnect certain terminals of other packages: the pairof packages 12C and 12D, and the pair of packages 12E and 12F to theglobal wiring of the bus 36, and such wiring can also impact theperformance of the assembly in the same way.

FIG. 4 further illustrates the interconnection between microelectronicpackages 12A, 12B of respective pairs of terminals assigned to carrysignals “1”, “2”, “3”, “4”, “5”, “6”, “7”, and “8”. As seen in FIG. 4,because the columns 14, 18 of terminals are near the edges 16, 22,respectively, of each package 12A, 12B, the wiring needed to traversethe circuit panel 34 in a direction 40 transverse to the direction 42 inwhich the columns 14, 18 of terminals extend can be quite long. Inrecognition that the length of a DRAM chip can be in the range of tenmillimeters on each side, the length of the local wiring in a circuitpanel 34 in an assembly 38 seen in FIGS. 2-4 that is required to routethe same signal to the corresponding terminals of two oppositely mountedpackages 12A, 12B can range between five and ten millimeters and maytypically be about seven millimeters.

In some cases, the lengths of the circuit panel wiring required toconnect the terminals of such oppositely mounted microelectronicpackages may not severely impact the electrical performance of theassembly. However, when the signal carried by the connected pair ofterminals on the packages 12A, 12B is a signal from a bus 36 used tocarry address information or other information such as clock informationfor sampling the address information which is common to operation of thememory storage array function of a plurality of packages connected tothe circuit panel, the inventors recognize that the wiring length of thestubs extending from the bus 36 to the terminals on each package maysignificantly affect performance. When the interconnecting wiring isrelatively long, a more severe impact occurs, which can increasesettling time, ringing, jitter, or intersymbol interference for atransmitted signal to an unacceptable degree.

In a particular embodiment, the bus 36 used to carry address informationcan be a command-address bus 36 configured to carry command information,address information, bank address information and clock information. Ina specific implementation, the command information can be transmitted ascommand signals on respective signal conductors on the circuit panel. Itis also possible for the address information to be transmitted asaddress signals on respective signal conductors, as it is also possiblefor the bank address information to be transmitted as bank addresssignals on respective signal conductors, and it is also possible for theclock information to be transmitted as clock signals on respectivesignal conductors. In a specific implementation of a microelectronicelement which has a memory storage array such as a DRAM chip, thecommand signals which can be carried by the bus 36 can be write enable,row address strobe and column address strobe, and the clock signalswhich can be carried by the bus 36 can be clock signals used at leastfor sampling address signals carried by the bus 36.

Accordingly, certain embodiments of the invention described hereinprovide a microelectronic package configured so as to permit the lengthsof stubs on a circuit panel to be reduced when first and second suchpackages are mounted opposite one another on opposite surfaces of acircuit panel, e.g., a circuit board, module board or card, or flexiblecircuit panel. Assemblies which incorporate first and secondmicroelectronic packages electrically connected to a circuit panel atlocations of the circuit panel opposite from one another can havesignificantly reduced stub lengths between the respective packages.Reducing the stub lengths within such assemblies can improve electricalperformance, such as by reducing one or more of settling time, ringing,jitter, or intersymbol interference, among others. Moreover, it may bepossible to obtain other benefits as well, such as simplifying thestructure of the circuit panel or reducing the complexity and cost ofdesigning or manufacturing the circuit panel, or for both designing andmanufacturing the circuit panel.

Thus, a microelectronic package 100 according to an embodiment of theinvention is illustrated in FIG. 5. As seen therein, the package 100 caninclude a microelectronic element 101 configured to predominantlyprovide memory storage array function, in that the microelectronicelement has a greater number of active devices, e.g., transistors,configured to provide memory storage array function than any otherfunction, as indicated above.

Thus, a microelectronic package 100 according to an embodiment of theinvention is illustrated in FIGS. 5 and 6A. As seen therein, the packagecan include a substrate 102 on which a plurality of first terminals 104and a plurality of second terminals 106A and 106B are disposed. Thesubstrate can include a sheet-like dielectric element, which in somecases can consist essentially of polymeric material, e.g., a resin orpolyimide, among others. Alternatively, the substrate can include adielectric element having a composite construction such asglass-reinforced epoxy, e.g., of BT resin or FR-4 construction. Inanother example, the substrate can include a supporting element ofmaterial having a coefficient of thermal expansion (“CTE”) of less than12 parts per million, on which the terminals and other conductivestructure are disposed. For example, such low CTE element can consistessentially of glass, ceramic or semiconductor material or liquidcrystal polymer material, or a combination of such materials.

The terminals can be disposed at locations within a plurality ofparallel columns 104A, 104B, 106A and 106B on a surface 110 of thesubstrate. In the example shown in FIG. 5, columns 104A and 104B mayeach contain some first terminals disposed in a central region 112 ofthe surface 110, and columns 106A, 106B may each contain some terminalsin respective peripheral regions 114A, 114B disposed beyond the centralregion. The central region is not wider than three and one-half times aminimum pitch between adjacent ones of the parallel columns of theterminals, as seen and further described relative to FIG. 7B below. Asindicated above, the first terminals can be configured to carry addressinformation transferred to the microelectronic package. In a particularembodiment, the address information can be received by the firstterminals from a bus 36 on the circuit panel, e.g., a command-addressbus. The address information can be received as individual addresssignals, e.g., signals A0 through A15 on the respective terminals, orsome or all of the address information can be received as a combinationof voltage levels received on more than one terminal, e.g., asinformation in encoded form when received. In a particular embodiment,some or all of the address information can be received on one or more ofthe terminals on a rising transition of a clock used to sample theinformation, i.e., a transition of a clock from a first state of highervoltage to a second state of lower voltage, or some or all of theaddress information can be received on one or more of the terminals on afalling transition of the clock, i.e., a transition of the clock fromthe second state of lower voltage to the first state of higher voltage.In still another example, some of the address information can bereceived on one or more of the terminals on a rising transition of theclock while some or the address information can be received on one ormore of the terminals on a falling transition of the clock.

As described above, the second terminals 106A, 106B may be disposed atpositions within one or more of first and second peripheral regions114A, 114B of the substrate surface 110. The first and second peripheralregions may in some cases be adjacent to first and second opposed edges116, 118 of the surface 110, as seen in FIG. 5. The central region 104is disposed between the first and second peripheral regions 114A, 114B.Typically, when the microelectronic package has second terminals, thesecond terminals are disposed at locations within one or more columnseach having a plurality of second terminals.

In a particular example, when the microelectronic element includes or isa DRAM semiconductor chip, the terminals in the central region can beconfigured to carry address information transferred to themicroelectronic package which is usable by circuitry within the package,e.g., by row address and column address decoders, and bank selectioncircuitry, if present, to determine an addressable memory location fromamong all the available addressable memory locations of a memory storagearray within the microelectronic element. Typically, when themicroelectronic element includes a DRAM chip, the address information inone embodiment can include all address information transferred to thepackage from a component external to the package, e.g., a circuit panel,which is used for determining a random access addressable memorylocation within a memory storage array within the microelectronicpackage for read access thereto, or for either read or write accessthereto.

In a specific implementation, such as when the microelectronic elementis of a type which receives address signals from a command-address buson the circuit panel, the first terminals may be configured to carryaddress signals, bank address signals, certain command signals, andclock signals which are clocks used for sampling the address signals.While the clock signals can be of various types, in one embodiment, theclock signals carried by these terminals can be one or more pairs ofdifferential clock signals received as differential or true andcomplement clock signals. The “command signals” in this case can be awrite enable signal, a row address strobe signal, and a column addressstrobe signal utilized by a microelectronic element within themicroelectronic package. For example, in a particular example as seen inFIG. 5, the first terminals can include clock signals CK and CKB, rowaddress strobe RAS, column address strobe CAS and write enable signalsWE, as well as address signals A0 through A15 inclusive, and bankaddress signals BA0, BA1 and BA2.

As seen in the sectional view of FIG. 6A, a microelectronic element 130within microelectronic package 100 has element contacts 132 on a face134 of the microelectronic element 130. The element contacts 132 facecorresponding substrate contacts 136 exposed at a surface 120 of asubstrate 102 and the element contacts are joined to the substratecontacts. For example, the contacts of the microelectronic element canbe joined with the contacts of the substrate in flip-chip manner using abond metal such as solder, tin, indium, gold, eutectic or otherelectrically conductive bond metal or bond material. Alternatively, inan appropriate case, another technique can be used such asmetal-to-metal joining, e.g., a copper-copper joining process utilizingcopper bumps on one or both of the element contacts 132 andcorresponding substrate contacts 136.

In the example seen in FIGS. 5-6A, a microelectronic package 100 hascolumns 104A, 104B of first terminals disposed in the central region 112of the surface 110 of the substrate 102. As further seen in FIG. 6B,element contacts 132 on the microelectronic element 130 can be disposedat locations within first and second columns 138, 139 each extending ina first direction 142 on the face 134 of the microelectronic element. Acolumn of contacts on the microelectronic element can be fully populatedas in the case of column 138, or a column of contacts may only havecontacts at some of the positions within the column, as in the case ofcolumn 139. As seen in FIGS. 6A-B, an axial plane 140 of themicroelectronic element 130 intersects the face 134 of themicroelectronic element 130 along a line extending in the firstdirection 142, and the axial plane 140 also extends in a seconddirection normal to the face 134 of the microelectronic element. In thecase of the microelectronic element 130 seen in FIG. 6B, the axial plane140 can intersect the face 134 of the microelectronic element at pointscentered, e.g., equidistant between columns 138, 139 of the elementcontacts. As further seen in FIG. 6B, as the columns 138, 139 of elementcontacts are typically not centered precisely between opposed edges 146,148 of the microelectronic element, the axial plane 140 can be andtypically is displaced in a perpendicular direction 143 along the face134 from a central line 144 that extends in the first direction 142 andis centered precisely between the opposed edges 146, 148. However, in aparticular embodiment, when the positions of the columns 138, 139 are sodisposed such that the central line 144 is centered between the columns,then the axial plane 140 can coincide with the central line 144.

As further shown in FIG. 6B, the microelectronic element 130 mayadditionally include a plurality of peripheral contacts adjacent to oneor more of the peripheral edges 146, 148. These peripheral contacts maybe used for connection to power, ground, or as contacts available forcontact with a probing device, such as may be used for testing. In thiscase, the intersection of the axial plane 140 with the face 134 of themicroelectronic element can be centered relative to only columns 138,139 of contacts which are disposed adjacent to one another near thecenter of the microelectronic element. The other contacts 192 which aredisposed adjacent to one of the edges 146 or 148 of the microelectronicelement and which are configured for connection to power, ground, orprobing are ignored in determining the location of the intersection ofthe axial plane 140 with the microelectronic element 130.

Thus, the contacts of the microelectronic element may include the one ormore columns of contacts 138, 139 being first contacts and containing amajority of the contacts. The contacts of the microelectronic elementmay further include second contacts 192 on the face of themicroelectronic element disposed adjacent to one or more edges of theface. The second contacts 192 are fewer than the number of firstcontacts in any one column thereof. In a particular example, each of thesecond contacts may be configured to be connected to one of a source ofpower, a ground, or be configured for connection to a probing device. Inthe completed package 100, these contacts may be without electricalconnections with the substrate 102, or in some cases may be electricallyconnected only to corresponding power or ground conductors on thesubstrate. In such example, the intersection of the axial plane 140 withthe face 134 of the microelectronic element 130 can be centered withrespect to the columns of the first contacts, e.g., columns 138, 139 asseen in FIG. 6B, regardless of the positions of the second contacts 192.

FIG. 6C illustrates yet another example in which contact pads 332 of amicroelectronic element can be disposed in one or two columns 338, 339near the center of the microelectronic element 330, e.g., adjacent acentral axis 140 of the microelectronic element. In this example, theelement contacts which are joined to corresponding contacts 136 (FIG.6A) of the substrate can be redistribution contacts 145, 147 on themicroelectronic element. Some or all of the redistribution contacts 145,147, which are electrically connected with the contact pads 332 can bedisplaced from the contact pads 332 in one or more directions 142, 143along a face of the microelectronic element. In one example, theredistribution contacts can be disposed in a plurality of columns 135,137 which are closer to the edges 146, 148 of the microelectronicelement than the columns 338, 339 of contact pads 332. In a particularexample, the redistribution contacts can be distributed in an area arrayexposed at the surface of the microelectronic element. In anotherparticular example, the redistribution contacts can be distributed alongone or more peripheral edges 146, 148 of the microelectronic elementwhich extend in a first direction 142, or be distributed along one ormore peripheral edges 151, 153 of the microelectronic element whichextend in a second direction 143 transverse to direction 142. In yetanother example, the redistribution contacts can be distributed alongtwo or more of the peripheral edges 146, 148, 151, 153 of themicroelectronic element. In any of these examples, the redistributioncontacts 145, 147 can be disposed on the same face of themicroelectronic element as the contact pads 332, or be disposed on aface of the microelectronic element opposite from the contact pads. Inone example, each contact pad can be connected to a redistributioncontact. In another example, there may be no redistribution contactconnected to one or more contact pads. Such one or more contact pads 332which are not connected to a redistribution contact may or may not beelectrically connected to one or more corresponding terminals of thepackage.

Referring to FIG. 6A, the axial plane 140 intersects the central region112 of the surface 110 of the substrate 102 of the microelectronicpackage 100. Accordingly, the axial plane intersects the central region112 of the substrate surface 110 on which the terminals 104A, 104Bconfigured to carry the aforementioned address information, or in aparticular implementation, the terminals configured to carrycommand-address bus information or command-address bus signals, aredisposed. Hereinafter, reference to first terminals will be understoodto refer to terminals exposed in the central region 112 of the substratesurface, wherein in aggregate, such terminals are configured to carryaddress information that is usable by circuitry within themicroelectronic package to determine an addressable memory location fromamong all the available addressable memory locations of a memory storagearray within a microelectronic element in the microelectronic package,whether the first terminals are configured to carry all or at least amajority, or in one example, three quarters or more of the addressinformation used by circuitry within the package to determine anaddressable memory location within such memory storage array. In someembodiments, the first terminals may also be configured to carryadditional information or signals as well, such as command informationor command signals for write enable, row address strobe and columnaddress strobe function, bank address information, and clockinformation, as described above.

As further seen in FIG. 6A, joining elements 154A, 154B of a bond metal,e.g., solder, tin, indium or eutectic, or other electrically conductivebond material can be joined to the terminals 104A, 104B, which can beused to join the terminals of the package 100 to a component external tothe package, such as to corresponding contacts of a circuit panel.

As further shown in FIG. 7A, in some cases, a microelectronic element230 may have only one column 238 containing a plurality of contacts onthe face 134, in which case the axial plane 240 extends through thecolumn 238 of contacts. As seen in FIG. 7B, as incorporated inmicroelectronic package 200, the axial plane 240 may intersect thecentral region 112 of the substrate surface at a location betweencolumns 104A, 104B of terminals, wherein the axial plane 240 and each ofthe columns 104A, 104B extend in a first direction 142 in which a column238 of the contacts of the microelectronic element extend.Alternatively, in another example (not shown) the axial plane 240 mayintersect the central region 112 along a line extending in the firstdirection, wherein the line intersects one of the columns 104A or 104Bof the terminals.

As further seen in FIG. 7B, a minimum pitch 150 exists as the smallestdistance between any two adjacent columns of terminals on the substrate.The minimum pitch is defined as the minimum distance between centerlinesextending in the direction 162 through the respective adjacent columns.

The minimum pitch is in a direction 143 perpendicular to the direction142 in which the terminals in a particular column, e.g., column 104A arearranged. In the example shown in FIG. 7B, the minimum pitch occursbetween columns 104A, 104B which are closest to one another betweenedges 116 and 118 of the substrate 110. With further reference to FIG.7B, the central region 112 has a maximum width 152 along the substratesurface 110 in the direction 143 of the pitch, i.e., in a seconddirection transverse to the first direction 142, the width 152 being notgreater than three and one-half times the minimum pitch between any twoadjacent columns of the terminals, e.g., columns 104A, 104B of theterminals.

FIG. 7C illustrates a microelectronic assembly 300 of first and secondmicroelectronic packages 100A, 100B, each being a microelectronicpackage 100 as described with reference to FIGS. 5-6B above, as mountedto opposite first and second surfaces 350, 352 of a circuit panel 354.The circuit panel can be of various types, such as a printed circuitboard used in a dual inline memory module (“DIMM”) module, a circuitboard or panel to be connected with other components in a system, or amotherboard, among others. The circuit panel has contacts configured toelectrically connect to microelectronic packages. In a particularembodiment, the circuit panel may include an element having acoefficient of thermal expansion (“CTE”) of less than 12 parts permillion per degree Celsius (“ppm/° C.”), wherein the panel contacts atthe first and second surfaces are connected by vias extending throughthe element. For example, the element may consist essentially ofsemiconductor, glass, ceramic or liquid crystal polymer material.

The first and second microelectronic packages 100A, 100B can be mountedto corresponding panel contacts 360, 362 exposed at the first and secondsurfaces 350, 352 of the circuit panel 354. In the example shown in FIG.7C, the first terminals 104A, 104B can be disposed at locations in agrid 104 on the first package 100A. The first terminals 104A, 104B ofthe second package 100B can also be disposed at locations within a grid104 on the second package. Each grid of terminals may be fullypopulated, i.e., there being a terminal occupying each position of eachgrid. Alternatively, one or more positions of each grid may not beoccupied by a terminal. As evident from FIG. 7C, the grids can bealigned within one ball pitch of one another in x and y orthogonaldirections parallel to the surface 350 of the circuit panel, the ballpitch being no greater than a minimum pitch between any two adjacentparallel columns of the terminals on either package. In a particularexample, at least half of the positions of the grids of the first andsecond packages may be aligned with one another in x and y orthogonaldirections parallel to the first surface of the circuit panel.

In a particular example, the grids may be aligned with one another inthe x and y directions such that at least some of the first terminals onthe first and second microelectronic packages are coincident with oneanother. As used herein, when the first terminals of packages atopposite surfaces of a circuit panel are “coincident” with one another,the alignment can be within customary manufacturing tolerances or can bewithin a tolerance of less than one-half of one ball pitch of oneanother in x and y orthogonal directions parallel to the first andsecond circuit panel surfaces, the ball pitch being as described above.

Wiring within the circuit panel 354 electrically connects the terminals104A of package 100A with terminals 104A of package 100B, as shown. Thewiring that forms the electrical connections is shown schematically bythe dashed line 320 in FIG. 7C, because the wiring can be hidden fromthe particular view provided in FIG. 7C. Similarly, wiring within thecircuit panel 354 electrically connects the terminals 104B of package100A with terminals 104B of package 100B, and the electricalinterconnections between such terminals is shown schematically by thedashed line 322 in FIG. 7C.

Further, in a particular example as shown in FIG. 7C, when there are twocolumns of first terminals 104A, 104B in each grid, and the grids arealigned within at least one ball pitch of one another, then the wiringon the circuit panel 354 required to connect one of the first terminalslabeled “A” of package 100A with one of the first terminals labeled “A”of package 100B can be relatively short. Specifically, when each grid104 on each package has two columns 104A, 104B, and the grids 104 arealigned in the above-described manner, then the first column 104A of thefirst package 100A is aligned within one ball pitch of the second column104B of the second package in x and y orthogonal directions parallel tothe first surface 350 of the circuit panel, and the second column 104Bof the first package 100A is aligned within one ball pitch of the firstcolumn 104A of the second package in x and y orthogonal directionsparallel to the first surface 350 of the circuit panel.

Therefore, the electrical lengths of stubs on the circuit panel 354which electrically connect a first terminal 104A of the first package100A with the corresponding first terminal 104A on the second package100B can be less than seven times a minimum pitch of the first terminalson each package, for example, less than seven times the pitch 150between columns 104A, 104B of first terminals in FIG. 7B. Stated anotherway, the total combined length of the conductive elements connecting apair of electrically coupled first and second panel contacts exposed atthe first and second surfaces of the circuit panel, for electricallyinterconnecting the first and second panel contacts with a correspondingconductor of a bus on the circuit panel can be less than seven times aminimum pitch of the panel contacts, for example. Moreover, the lengthof a stub of at least one of the electrical connections between one ofthe first terminals of the first microelectronic package and acorresponding one of the first terminals of the second microelectronicpackage can be less than seven times a minimum pitch of the firstterminals on the first microelectronic package. In a particularembodiment when the first terminals are configured to carry theaforementioned command-address bus signals, the total combined length ofthe conductive elements connecting a pair of electrically coupled firstand second panel contacts exposed at the first and second surfaces ofthe circuit panel for electrically interconnecting the first and secondpanel contacts with one of the corresponding command-address bus signalson the circuit panel can be less than seven times a smallest pitch ofthe panel contacts. In yet another example, the electrical length of theconnection between a first terminal 104A of the first package 100A withthe corresponding first terminal 104A on the second package 100B may beapproximately the same as a thickness 356 of the circuit panel 354between first and second surfaces 350, 352.

The reductions in the lengths of these electrical connections can reducestub lengths in the circuit panel and the assembly, which can helpimprove the electrical performance, such as reducing settling time,ringing, jitter, or intersymbol interference, among others, for theabove-noted signals which are carried by the first terminals and whichare transferred to microelectronic elements in both the first and secondpackages.

Moreover, it may be possible to obtain other benefits as well, such assimplifying the structure of the circuit panel or reducing thecomplexity and cost of designing or manufacturing the circuit panel.That is, connections on the circuit panel may require fewer layers ofwiring to interconnect the first terminals of each package to the bus onthe circuit panel, such as the above-discussed bus which carries addressinformation or a command-address bus.

In addition, the number of global routing layers of conductors, i.e.,wiring extending in at least one direction generally parallel to asurface of the circuit panel, which is required to route signals fromthe above-noted signals carried by the first terminals, e.g., addressinformation or command-address bus signals can sometimes be reduced. Forexample, the number of such global routing layers between a connectionsite where a first pair of microelectronic packages 100A, 100B isconnected and a different connection site where at least one othermicroelectronic package is connected, e.g., between connection sites IIand III (FIG. 7D) thereon, can be reduced when the microelectronicpackages attached thereto are constructed according to the principlesherein. Specifically, the number of global routing layers required toroute such signals along the circuit panel may in some cases be reducedto two or fewer routing layers. In a particular example, there may be nomore than one routing layer for global routing of all of the above-notedaddress or command-address bus signals between a connection site atwhich first and second microelectronic packages are connected, and adifferent connection site at which at least a third microelectronicpackage 100A or 100B is electrically connected. However, on the circuitpanel, there may be a greater number of global routing layers used tocarry signals other than the above-noted address or command-address bussignals. FIG. 7D illustrates a microelectronic assembly such as, forexample, a DIMM, among others, incorporating a circuit panel and aplurality of microelectronic packages mounted opposite one another tofirst and second opposite surfaces thereof. As seen in FIG. 7D, theabove-noted address signals or command-address bus signals can be routedon a bus 36, e.g., an address bus or command-address bus on the circuitpanel or circuit board 354 in at least one direction 143 betweenconnection sites I, II or III at which respective pairs ofmicroelectronic packages 100A, 110B are connected to opposite sides ofthe circuit panel. Signals of such bus 36 reach each pair of packages atthe respective connection sites I, II or III at slightly differenttimes. The at least one direction 143 can be transverse or orthogonal toa direction 142 in which at least one column 138 of a plurality ofcontacts on at least one microelectronic element within each package100A or 100B extends. In such way, the signal conductors of the bus 36on (i.e., on or within) the circuit panel 354 can in some cases bespaced apart from one another in a direction 142 which is parallel tothe at least one column 138 of contacts on a microelectronic elementwithin a package 100A, or 100B connected to the circuit panel. Suchconfiguration, particularly when the first terminals 104A, 104B of eachmicroelectronic package are disposed at positions within one or morecolumns extending in such direction 142, may help simplify the routingof signal conductors of one or more global routing layers on the circuitpanel used to route the signals of the bus 36. For example, it may bepossible to simplify routing of the command-address bus signals on acircuit panel when relatively few first terminals are disposed at thesame vertical layout position on each package. Thus, in the exampleshown in FIG. 5, only two first terminals are disposed at the samevertical layout position on each package, such as the first terminalsconfigured to receive address signals A3 and A1.

In an exemplary embodiment, the microelectronic assembly 354 can have asecond microelectronic element 358 that can include a semiconductor chipconfigured to perform buffering of at least some signals transferred tothe microelectronic packages 100A, 100B of the assembly 354. In aparticular embodiment, the second microelectronic element can beconfigured predominantly to perform a logic function, such as a solidstate drive controller, and one or more of the microelectronic elements358 in the microelectronic packages 100A and 100B can each includememory storage elements such as nonvolatile flash memory. In oneexample, the second microelectronic element 358 can include a specialpurpose processor that is configured to relieve a central processingunit of a system such as the system 1500 (FIG. 19) from supervision oftransfers of data to and from the memory storage elements included inthe microelectronic elements 130. Such a microelectronic element 358including a solid state drive controller can provide direct memoryaccess to and from a data bus on a motherboard (e.g., the circuit panel1502 shown in FIG. 19) of a system such as the system 1500. In aparticular embodiment, the microelectronic element 358 can have abuffering function. Such a microelectronic element 358 can be configuredto help provide impedance isolation for each of the microelectronicelements 130 in microelectronic packages 100A, 100B with respect tocomponents external to the microelectronic assembly 354 or system 1500(FIG. 19).

In a particular embodiment, the first terminals 104 of themicroelectronic package can be configured to carry information thatcontrols an operating mode of the microelectronic element 101. Morespecifically, the first terminals can be configured to carry all of aparticular set of command signals and/or clock signals transferred tothe microelectronic package 100. In one embodiment, the first terminals104 can be configured to carry all of the command signals, addresssignals, bank address signals, and clock signals transferred to themicroelectronic package 100 from an external component, wherein thecommand signals include row address strobe, column address strobe andwrite enable. In such embodiment, the first chip can be configured toregenerate the information that controls the operating mode.Alternatively, or in addition thereto, the first chip can be configuredto partially or fully decode the information that controls the operatingmode of the microelectronic element. In such embodiment, each secondchip may or may not be configured to fully decode one or more of addressinformation, command information, or information that controls anoperating mode of the microelectronic element.

Microelectronic packages having other arrangements of terminals thereoncan be provided. For example, in the microelectronic package 400illustrated in FIG. 8, four columns 404A, 404B, 404C, and 404D ofterminals are disposed in a central region 112 of the substrate surface,these columns containing the first terminals which are configured tocarry all of the command signals, address signals, bank address signalsand clock signals used to sample the address signals. In another example(not shown), it is also possible for the first terminals of amicroelectronic package to be disposed at positions within threecolumns.

In the microelectronic package 500 illustrated in FIGS. 9A and 9B, thefirst terminals are disposed at positions within a single column 504disposed in the central region 512 of the substrate surface, the singlecolumn extending in a direction parallel to the edges 516, 518 of themicroelectronic package. Although shown in FIG. 9A, the second terminalsare omitted from FIG. 9B for clarity.

In the particular example seen in FIG. 9A, the minimum pitch between anytwo columns of terminals on the substrate is the pitch 552 between theadjacent columns 506B and 506C of second terminals disposed inperipheral region 514B of the substrate surface. The width 554 of thecentral region is not greater than three and one-half times the minimumpitch 552 between the columns 506B and 506C of terminals.

As further seen in FIG. 9B, the microelectronic element 530 inmicroelectronic package 500 may have a single column of element contacts538 on the face 534 of the microelectronic element. In such case, theinternal electrical connections between the element contacts 538 and theterminals 504 of the microelectronic package 500 can be particularlyshort. For example, in the microelectronic package 500 seen in FIG. 9C,connections between element contacts 538A and the terminals 504 may inone case extend only or mainly in a first direction 542 in which thecolumn 538A of element contacts extend on the face 534 of themicroelectronic element 530. In another case, the connections betweenelement contacts 538B and the terminals 504 may in one case extend onlyin a vertical direction above the contacts 538B, so that at least someterminals 504 of the package 500 may at least partially overlie theelement contacts 538 to which the contacts 538B are electricallyconnected.

FIG. 10 illustrates a microelectronic package 600 according to aparticular example in which the microelectronic element 630 includes aplurality of vertically stacked electrically interconnectedsemiconductor chips 632 and 634. In this case, the microelectronicelement 630 includes a first semiconductor chip 632 having elementcontacts 636 on a face 638 thereof which face substrate contacts 640 ona first surface 610 of the substrate and are joined to the substratecontacts 640. The microelectronic element also includes one or moresecond semiconductor chips 634 which overlie a face 642 of the firstsemiconductor chip 632 opposite the face 638 of the first semiconductorchip, the face 642 being remote from the first surface 610 of thesubstrate 602. The one or more second semiconductor chips 634 areelectrically interconnected with the first semiconductor chip 632. Forexample, as seen in FIG. 10, there are three vertically stacked secondsemiconductor chips 634 in which the faces thereof overlie one another.

In the microelectronic package 600 seen in FIG. 10, each of the firstand second semiconductor chips 632, 634 can be configured such that eachsuch semiconductor chip embodies a greater number of active devices toprovide memory storage array function than any other function. Forexample, each of the first and second semiconductor chips may include amemory storage array and all circuitry required for inputting data toand outputting data from the memory storage array. For example, when thememory storage array in each semiconductor chip is writable, each of thesemiconductor chips may include circuitry configured to receive externaldata input from terminals of the package, as well as circuitryconfigured to transfer data output from such semiconductor chip toterminals of the package. Thus, each first and each second semiconductorchip 632, 634 can be a dynamic random access memory (“DRAM”) chip orother memory chip which is capable of inputting and outputting data fromthe memory storage array within such semiconductor chip and receivingand transmitting such data to a component external to themicroelectronic package. Stated another way, in such case, signals toand from the memory storage array within each DRAM chip or other memorychip does not require buffering by an additional semiconductor chipwithin the microelectronic package.

Alternatively, in another example, the one or more second semiconductorchips 634 may embody a greater number of active devices to providememory storage array function than any other function, but the firstsemiconductor chip 632 may be a different type of chip. In this case,the first semiconductor chip 632 can be configured, e.g., designed,constructed, or set up, to buffer signals, i.e., regenerate signalsreceived at the terminals for transfer to the one or more secondsemiconductor chips 634, or to regenerate signals received from one ormore of the second semiconductor chips 634 for transfer to theterminals, or to regenerate signals being transferred in both directionsfrom the terminals to the one or more second semiconductor chips 634;and from the one or more semiconductor chips to the terminals of themicroelectronic package.

Alternatively or in addition to regenerating signals as described above,in one example, the first chip in such a composite microelectronicelement can be configured to partially or fully decode the informationthat controls the operating mode of the microelectronic element. In aparticular example, the first semiconductor chip in such compositemicroelectronic element can be configured to partially or fully decodeat least one of address information or command information received atthe terminals, such as at the first terminals. The first chip can thenoutput the result of such partial or full decoding for transfer to theone or more second semiconductor chips 634.

In a particular example, the first semiconductor chip can be configuredto buffer the address information, or in one example, the commandsignals, address signals and clock signals which are transferred to theone or more second semiconductor chips. For example, the firstsemiconductor chip 632 can be a buffer chip which embodies a greaternumber of active devices to provide a buffering function in transferringsignals to other devices, e.g., to the one or more second semiconductorchips 634, than for any other function. Then, the one or more secondsemiconductor chips may be reduced function chips which have memorystorage arrays but which can omit circuitry common to DRAM chips, suchas buffer circuitry, decoders or predecoders or wordline drivers, amongothers. In that case, the first chip 632 may function as a “master” chipin the stack and to control operations in each of the secondsemiconductor chips 634. In a particular example, the secondsemiconductor chips may be configured such that they are not capable ofperforming the buffering function. In that case, the stacked arrangementof the first and second semiconductor chips is configured such that thebuffering function required in the microelectronic package can beperformed by the first semiconductor chip, and cannot be performed byany of the second semiconductor chips in the stacked arrangement.

In any of the embodiments described herein, the one or more secondsemiconductor chips can be implemented in one or more of the followingtechnologies: DRAM, NAND flash memory, RRAM (“resistive RAM” or“resistive random access memory”), phase-change memory (“PCM”),magnetoresistive random access memory, e.g. such as may embodimenttunnel junction devices, spin-torque RAM, or content-addressable memory,among others.

FIG. 10 further illustrates a microelectronic package 600 according to aparticular example in which the one or more second semiconductor chips634 is electrically connected with the first semiconductor chip 632 bythrough silicon vias (“TSVs”) 650 which extend in a direction of athickness 652 of the first semiconductor chip 632 between first andsecond opposed faces 638, 642 thereof. As seen in FIG. 10, in oneexample, the TSVs 650 can be electrically connected with the elementcontacts 636 of the first semiconductor chip 632, such as by traces 654extending along a face 638 of the first semiconductor chip 632. Althoughany electrical connections between the first and second semiconductorchips can be made in this manner, such connections are well-suited forthe distribution of power and ground to the first and secondsemiconductor chips.

Signals which are regenerated by a first semiconductor chip 632operating as a buffer element, which are then transferred to the one ormore second semiconductor chips, can be routed through TSVs connected tointernal circuitry, for example. As further seen in FIG. 10, themicroelectronic package may also include through-silicon-vias 650extending partially or completely through one or more of the secondsemiconductor chips 634. TSVs 650 may not directly connect to thesubstrate 602, but may instead terminate on circuitry contained insemiconductor chip 632.

FIG. 11A further illustrates microelectronic package 700 according to avariation of the embodiment seen in FIG. 10. In this case, the firstsemiconductor chip 732 is interconnected with the substrate 702 in thesame manner as described above relative to FIG. 10. However, the one ormore second semiconductor chips 734 is electrically interconnected withthe first semiconductor chip 732 through wire bonds.

In the example shown in FIG. 11A, the second semiconductor chips 734 areplaced with their front faces and contacts 731 thereon facing upwardly,that is, facing away from the first semiconductor chip 732. However, inanother variation seen in FIG. 11B, another way the first and secondsemiconductor chips 832, 834 can be mounted together in themicroelectronic package is for each of the second semiconductor chips834 to be placed with their front faces and contacts 831 facingdownwardly, that is, towards the substrate 602. In that way, thecontacts 831 can be electrically connected to corresponding contacts 841on the front face 838 of the first semiconductor chip 832 through wirebonds 836. In this case, the contacts 841 can be electrically connectedto the element contacts 636 on the first semiconductor chip 832 such asby traces 838 extending along the front face 838 of the firstsemiconductor chip 832, with the connections between the elementcontacts 636 and the terminals 640 being as described above relative toFIG. 10.

FIG. 12 illustrates a microelectronic package according to a furthervariation of the embodiment described above relative to FIG. 10, inwhich connections between contacts of the one or more secondsemiconductor chips 934 and the first semiconductor chip 932 can includetraces 936 which extend along one or more edges of the microelectronicelement 930, i.e., along edges of the semiconductor chips 932, 934within the microelectronic element. The electrical connections betweenthe semiconductor chips 932, 934 may further include traces 938, 940which extend along front faces of the first semiconductor chip 932 andthe second semiconductor chips 934, respectively. As further shown inFIG. 12, the front faces 942 of the second semiconductor chips may faceupwardly away from the substrate 602 or downwardly towards the substrate602. Once again, as in the above-described structures (FIGS. 10-11A)TSVs within the first semiconductor chip 932 may extend partially orcompletely through a thickness of the first semiconductor chip 932, orsome of the TSVs in the first semiconductor chip 932 may extendpartially its thickness while others of the TSVs extend completelythrough the thickness of the first semiconductor chip 932.

FIG. 13A illustrates a microelectronic package according to yet anothervariation of the embodiment described above relative to FIG. 10, inwhich a second semiconductor chip 1034 has contacts 946 facingcorresponding contacts 948 on a face of the first semiconductor chip952, the contacts 946, 948 being joined together such as through ametal, bond metal or other electrically conductive material, so as toform a flip-chip connection between the first and second semiconductorchips 952, 954.

FIG. 13B illustrates a variation of the microelectronic package shown inFIG. 13A. Unlike the package shown in FIG. 13A, semiconductor chip 964,which can be configured to regenerate or at least partially decodeaddress information or other information, e.g., regenerate signals fortransfer to other semiconductor chips in the package, is not locatedadjacent to the first surface 108 of the substrate 902. Rather, in thiscase, the semiconductor chip 964 can be disposed at a position withinthe package that overlies one or more other semiconductor chips. Forexample, as shown in FIG. 13B, the chip 964 at least partially overliesthe semiconductor chip 962 that is disposed adjacent to the firstsurface 108 of the substrate 902 and at least partially overliessemiconductor chips 963A and 963B which are disposed atop semiconductorchip 962.

In one example, the semiconductor chips 962, 963A, and 963B may includememory storage arrays. As in the examples described above, such chips962, 963A, and 963B may each incorporate circuits configured to buffer,e.g., temporarily store, data that is to be written to such chip, ordata that is being read from such chip, or both. Alternatively, thechips 962, 963A, and 963B may be more limited in function and may needto be used together with at least one other chip that is configured totemporarily store data that is to be written to such chip or data thatis being read from such chip, or both.

The semiconductor chip 964 can be electrically connected to terminals ofthe microelectronic package, e.g., to grids in which the first terminals904 and the second terminals 906 are disposed, through electricallyconductive structure, e.g., TSVs 972 a and 972 b (collectively TSVs972), that connect to contacts exposed at the first surface 108 of thesubstrate 902. The electrically conductive structure, e.g., the TSVs972, can electrically connect to the semiconductor chip 964 throughcontacts 938 on the chip 964 and through conductors (not shown) thatextend along the face 943 of the chip 964, or along a confronting face931 of the chip 963A, or along the faces 931, 943 of both of the chips963A, 964. As indicated above, the semiconductor chip 964 may beconfigured to regenerate or at least partially decode signals orinformation that it receives through the conductive structure, e.g., theTSVs 972 such as TSVs 972 a and 972 b, and it may be configured totransfer the regenerated or at least partially decoded signals orinformation to other chips within the package such as to the chips 962,963A, and 963B.

As further seen in FIG. 13B, the semiconductor chips 962, 963A, and 963Bcan be electrically connected to the semiconductor chip 964 and to oneanother by a plurality of through-silicon vias (“TSVs”) 972, 974, and976 that can extend through one, two, or three or more of such chips.Each such TSV may electrically connect with wiring within the package,e.g., conductive pads or traces of two or more of the semiconductorchips 962, 963A, 963B, and 964. In a particular example, signals orinformation can be transferred from the substrate 902 to the chip 964along a first subset of TSVs 972 a, and signals or information can betransferred from the chip 964 to the substrate along a second subset ofTSVs 972 b. In one embodiment, at least a portion of the TSVs 972 can beconfigured to have signals or information be transferred in eitherdirection between the chip 964 and the substrate 902, depending on theparticular signals or information. In one example (not shown), throughsilicon vias may extend through the thicknesses of all semiconductorchips 962, 963A, and 963B, even though each through silicon via may notelectrically connect with each such semiconductor chip through which itextends.

As further seen in FIG. 13B, a heat sink or heat spreader 968, which mayinclude a plurality of fins 971, can be thermally coupled to a face ofthe semiconductor chip 964, e.g., a rear face 933 thereof, such asthrough a thermally conductive material 969 such as thermal adhesive,thermally conductive grease, or solder, among others.

The microelectronic assembly 995 shown in FIG. 13B may be configured tooperate as a memory module capable of transferring a designated numberof data bits per cycle onto or off of the microelectronic packagethrough the first and second terminals provided therefor on thesubstrate. For example, the microelectronic assembly may be configuredto transfer a number of data bits such as thirty-two data bits,sixty-four data bits, or ninety-six data bits, among other possibleconfigurations, to or from an external component such as a circuit panelthat can be electrically connected with the first terminals 904 andsecond terminals 906. In another example, when the bits transferred toand from the package include error correction code bits, the number ofbits transferred per cycle to or from the package may be a differentnumber such as thirty-six bits, seventy-two bits, or one-hundred-eightbits, for example.

FIGS. 14, 15A and 15B illustrate a microelectronic package 1100according to a further variation of one or more of the above-describedembodiments. As seen in FIG. 14, the package 1100 includes first andsecond microelectronic elements 1130, 1131, each of which has contacts1138 facing and joined to corresponding substrate contacts 1140 on afirst surface 1120 of the substrate 1102. In turn, some of the substratecontacts 1140 are electrically connected with first terminals 1142 in acentral region of the second surface 1110, such as through electricallyconductive traces 1144. In some embodiments, some of the substratecontacts 1138 may instead be electrically connected with secondterminals 1162 in one or more peripheral regions 1164 of the secondsurface.

This and other embodiments incorporate more than one microelectronicelement therein as described above. A multiple chip package can reducethe amount of area or space required to connect the chips therein to acircuit panel, e.g., printed wiring board to which the package may beelectrically and mechanically connected through an array of terminals,such as a ball grid array, land grid array or pin grid array, amongothers. Such connection space is particularly limited in small orportable computing devices, e.g., handheld devices such as “smartphones”or tablets that typically combine the function of personal computerswith wireless connectivity to the broader world. Multi-chip packages canbe particularly useful for making large amounts of relativelyinexpensive memory available to a system, such as, for example, advancedhigh performance dynamic random access memory (“DRAM”) chips, e.g., inDDR3 type DRAM chips and its follow-ons.

In certain cases, the amount of area of the circuit panel needed toconnect the multi-chip package thereto can be reduced by providingcommon terminals on the package through which at least some signalstravel on their way to or from two or more chips within the package.Thus, in the example illustrated in FIGS. 14 and 15A-B, correspondingcontacts of multiple chips within the package can be electricallyconnected with a single common terminal of the package configured toconnect with a component external to the package, such as a circuitpanel, e.g., printed circuit board, external microelectronic element, orother component.

As in the above-described embodiments, the central region 1112 of thesubstrate surface 1110 has a width 1154 that is not greater than threeand one-half times a minimum pitch 1152 between any two adjacent columnsof terminals 1142 on the package, where each of the two adjacent columnshas a plurality of terminals therein.

An axial plane 1150 extending in a direction orthogonal to the faces ofthe microelectronic elements extends in the same first direction inwhich each column containing a plurality of element contacts extends andis centered among all the columns 1138 of the element contacts of thefirst and second microelectronic elements 1130, 1131. The axial planeintersects the central region of the substrate. Referring to FIGS. 15Aand 15B, one or more columns of first terminals 1142 can be disposedbetween adjacent edges 1134, 1135 of the first and secondmicroelectronic elements as shown therein, or although not shown, one ormore of the columns of first terminals 1142 can overlie one or more ofthe faces 1136 of the first and second microelectronic elements 1130,1131. As in the above-described embodiments, there need not be more thana single column 1142 of terminals in the central region. Typically,there will be no more than four columns 1142 of terminals in the centralregion. As further shown in FIG. 14, the faces 1136 of the first andsecond microelectronic elements can extend within a single plane 1146parallel to the first surface 1120 of the substrate 1102.

FIGS. 16A-16B illustrate a microelectronic package 1200 according to avariation of the embodiment seen in FIGS. 14, 15A-B which, in additionto first and second microelectronic elements 1230, 1231 having the samearrangement and electrical interconnections within the package 1200 asdiscussed above regarding microelectronic package 1100 (FIGS. 14,15A-B), further includes third and fourth microelectronic elements 1233and 1235. The third and fourth microelectronic elements may each embodya greater number of active devices to provide memory storage arrayfunction than any other function. Like the first and secondmicroelectronic elements, the third and fourth microelectronic elements1233 and 1235 are electrically interconnected with terminals 1242 of thepackage through element contacts 1238 which face corresponding substratecontacts on a first surface 1120 (FIG. 14) of the substrate and arejoined thereto, such as in the flip-chip manner described in theforegoing with reference to FIG. 15A.

The first terminals 1242 of the microelectronic package can be disposedwithin columns in a central region 1254 having width no greater thanthree and one-half times the minimum pitch between columns of terminals,as described above. As further shown in FIG. 16A, the axial plane 1250can be parallel to and centered among all the columns 1238 of elementcontacts on the faces 1236 of the first, second, third and fourthmicroelectronic elements within the package 1200. In the example asshown in FIG. 16A, the axial plane 1250 extends in a direction

In like manner to that described above relative to FIGS. 14, 15A-B, thefaces 1236 of the microelectronic elements 1230, 1231, 1233 and 1235 canbe arranged within the package 1200 such that all of the faces 1236 areco-planar, i.e., extend within a single plane, i.e., such as a singleplane 1146 as illustrated in FIG. 14.

FIG. 16B illustrates a possible signal assignment of terminals on thepackage 1200 in which first terminals 1242 are disposed within one ormore columns in the central region and second terminals 1244 aredisposed at positions within multiple areas near peripheral edges 1260,1261, 1262 and 1263 of the package. In this case, some second terminalscan be disposed at positions within a grid such as grid 1270, and somesecond terminals can be disposed at positions within a grid such as grid1272. In addition, some second terminals can be disposed at positionswithin a grid such as grid 1274, and some second terminals can bedisposed at positions within a grid 1276.

Also, as shown in FIG. 16B, the signal class assignments of the secondterminals in grid 1274 can be symmetric about the vertical axis 1250,and the signal class assignments of the second terminals in grid 1276can be symmetric about the vertical axis 1250. As used herein, twosignal class assignments can be symmetric with respect to one another ifthe signal assignments are in the same class of assignments, even if thenumerical index within the class differs. Exemplary signal classassignments can include data signals, data strobe signals, data strobecomplement signals, and data mask signals. In a particular example, ingrid 1274, the second terminals having signal assignments DQSH# andDQSL# are symmetric about the vertical axis 1250 with respect to theirsignal class assignment, which is data strobe complement, even thoughthose second terminals have different signal assignments.

As further shown in FIG. 16B, the assignments of the data signals to thespatial positions of the second terminals on the microelectronicpackage, such as for data signals DQ0, DQ1, . . . , for example, canhave modulo-X symmetry about the vertical axis 1250. The modulo-Xsymmetry can help preserve signal integrity in an assembly 300 or 354such as seen in FIGS. 7C and 7D, in which one or more pairs of first andsecond packages are mounted opposite one another to a circuit panel, andthe circuit panel electrically connects corresponding pairs of secondterminals of those first and second packages in each oppositely mountedpackage pair. When the signal assignments of terminals have “modulo-Xsymmetry” about an axis, terminals that carry signals which have thesame number “modulo-X” are disposed at positions which are symmetricabout the axis. Thus, in such assembly 300 or 354 such as in FIGS. 7C,7D, modulo-X symmetry can permit electrical connections to be madethrough the circuit panel so that a terminal DQ0 of a first package canbe electrically connected through the circuit panel to a terminal DQ8 ofthe second package which has the same number modulo X (X being 8 in thiscase), so that the connection can be made in a direction essentiallystraight through, i.e., normal to, the thickness of the circuit panel.

In one example, “X” can be a number 2n (2 to the power of n), wherein nis greater than or equal to 2, or X can be 8×N, N being two or more.Thus, in one example, X may be equal to the number of bits in ahalf-byte (4 bits), byte (8 bits), multiple bytes (8×N, N being two ormore), a word (32 bits) or multiple words. In such way, in one example,when there is modulo-8 symmetry as shown in FIG. 16B, the signalassignment of a package terminal DQ0 in grid 1274 is configured to carrydata signal DQ0 is symmetric about the vertical axis 1250 with thesignal assignment of another package terminal DQ8 configured to carrydata signal DQ8. Moreover, the same is true for the signal assignmentsof package terminals DQ0 and DQ8 in grid 1276. As further seen in FIG.16B, the signal assignments of package terminals DQ2 and DQ10 in grid1274 have modulo-8 symmetry about the vertical axis, and the same isalso true for grid 1276. Modulo-8 symmetry such as described herein canbe seen in grids 1274, 1276 with respect to each of the signalassignments of package terminals DQ0 through DQ15.

It is important to note that, although not shown, the modulo number “X”can be a number other than 2n (2 to the power of n) and can be anynumber greater than two. Thus, the modulo number X upon which thesymmetry is based can depend upon how many bits are present in a datasize for which the package is constructed or configured. For example,when the data size is 10 bits instead of 8, then the signal assignmentsmay have modulo-10 symmetry. It may even be the case that when the datasize has an odd number of bits, the modulo number X can have suchnumber.

FIGS. 17A-17B illustrate a microelectronic package 1300 according to avariation of the embodiment 1200 described above relative to FIGS. 16Aand 16B, the package 1300 having a substrate surface 1310 having acentral region 1312 in which first terminals 1341 are disposed. As seentherein, first and second microelectronic elements 1330, 1331 arearranged on substrate 1302 in a manner similar to the arrangement ofmicroelectronic elements 1130, 1131 of microelectronic package 1100(FIGS. 14, 15A-B), in that the element contacts on these microelectronicelements are disposed at positions within columns which extend in thesame first direction 1342. However, as seen in FIG. 17A, third andfourth microelectronic elements 1332 and 1333 have element contactswhich are disposed at positions within columns 1340 which extend alongthe faces of the microelectronic elements 1332, 1333 in anotherdirection 1344 transverse to the first direction 1342. Typically, theother direction 1344 is perpendicular to the first direction 1342.

As further seen in FIGS. 17A-17B, each of the microelectronic elements1330, 1331, 1332, and 1333 typically has two first parallel edges 1360which extend in the same direction as the one or more columns ofcontacts on the respective microelectronic element, and two secondparallel edges 1362 which extend in a direction transverse to thedirection in which the first edges extend. In some cases, the firstedges 1360 of a respective microelectronic element can have greaterlength than the second edges 1362 of such microelectronic element.However, in other cases, the second edges 1362 can have greater lengththan the first edges 1360. In the particular package seen in FIG. 17A, aplane 1370 that contains either first edge 1360 of any of themicroelectronic elements 1330, 1331, 1332, or 1333 and which is normalto the face of such microelectronic element intersects the edge 1360 ofanother microelectronic element within the package 1300. As shown inFIG. 17A, the plane 1370 that contains the edge 1360 of microelectronicelement 1333 extends in direction 1344 and intersects the edge 1360 ofmicroelectronic element 1330 within the package. In the example shown inFIG. 17A, the plane 1370 intersects the edge 1360 of only one othermicroelectronic element within the package.

In addition, as further seen in FIG. 17A, the central region 1312 can befurther limited. Specifically, FIG. 17A shows that there is a minimumrectangular area 1372 on the surface 1302 of the substrate 1302 whichwill accommodate the microelectronic elements 1330, 1331, 1332, 1333 asdisposed on the substrate surface 1302, and beyond which none of thefaces of the first, second, third and fourth microelectronic elements1330, 1331, 1332 and 1333 extend. In the microelectronic package 1300depicted in FIGS. 17A-17B, the central region 1312 does not extendbeyond any edge of that rectangular area 1372. FIG. 17B furtherillustrates a possible arrangement of terminals within microelectronicpackage 1300 in which first terminals 1341 are disposed within thecentral region 1312 which spans a width in a direction between, i.e.,orthogonal to opposed edges 1316, 1318 of the package that is no greaterthan three and one-half times the minimum pitch between the closest twoadjacent columns of terminals on the package. Peripheral regions take upthe remaining area of the surface 1310 of the substrate 1302, spanningwidths 1356, 1357 between edges of the central region and the opposededges 1316, 1318 of the package, respectively.

FIG. 18A illustrates a microelectronic package 1400 according to avariation of one or more of the above-described embodiments. In thiscase, the substrate can be omitted, such that the microelectronicpackage 1400 can be in form of a microelectronic element 1430 havingpackaging structure which includes an electrically conductiveredistribution layer overlying the front face 1428 of themicroelectronic element 1430. The redistribution layer has electricallyconductive metallized vias 1440 extending through a dielectric layer1442 of the package to contacts 1438 of the microelectronic element. Theredistribution layer may include terminals 1446 and traces 1448electrically connected with the terminals 1446, such that the terminalsare electrically connected with the contacts 1438, such as through themetallized vias 1440 or through metallized vias 1440 and electricallyconductive traces 1448. In this case, the package can be referred to asa “wafer-level package having a redistribution layer thereon.”

FIG. 18B illustrates a microelectronic package 1410 similar to themicroelectronic package 1400, with the exception that one or morecolumns 1450 of second terminals can be disposed on areas of thedielectric layer 1442 which extend beyond one or more edges 1432, 1434of the microelectronic element 1430. In this case, the package 1410 canbe referred to as a “fan-out wafer-level package having a redistributionlayer thereon.”

Each of the variations and embodiments described above can be applied aswell to the packages shown in FIG. 18A or FIG. 18B, and theabove-described assembly shown and described above relative to FIG. 7Ccan incorporate the microelectronic packages shown in FIG. 18A or 18B.

The structures discussed above can be utilized in construction ofdiverse electronic systems. For example, as shown in FIG. 19 a system1500 in accordance with a further embodiment of the invention includes amicroelectronic package or structure 1506 as described above inconjunction with other electronic components 1508 and 1510. In theexample depicted, component 1508 can be a semiconductor chip ormicroelectronic package whereas component 1510 is a display screen, butany other components can be used. Of course, although only twoadditional components are depicted in FIG. 19 for clarity ofillustration, the system may include any number of such components. Thestructure 1506 as described above may be, for example, a microelectronicpackage as discussed above in connection with any of the above-describedembodiments. In a further variant, more than one package may beprovided, and any number of such packages can be used. Package 1506 andcomponents 1508 and 1510 are mounted in a common housing 1501,schematically depicted in broken lines, and are electricallyinterconnected with one another as necessary to form the desiredcircuit. In the exemplary system shown, the system includes a circuitpanel 1502 such as a flexible printed circuit panel or circuit board,and the circuit panel includes numerous conductors 1504, of which onlyone is depicted in FIG. 19, interconnecting the components with oneanother. However, this is merely exemplary; any suitable structure formaking electrical connections can be used. The housing 1501 is depictedas a portable housing of the type usable, for example, in a cellulartelephone or personal digital assistant, and screen 1510 is exposed atthe surface of the housing. Where structure 1506 includes alight-sensitive element such as an imaging chip, a lens 1511 or otheroptical device also may be provided for routing light to the structure.Again, the simplified system shown in FIG. 19 is merely exemplary; othersystems, including systems commonly regarded as fixed structures, suchas desktop computers, routers and the like can be made using thestructures discussed above.

Various features of the above-described embodiments of the invention canbe combined in ways other than as specifically described above withoutdeparting from the scope or spirit of the invention. It is intended forthe present disclosure to cover all such combinations and variations ofembodiments of the invention described above.

The invention claimed is:
 1. A microelectronic package, comprising: amicroelectronic element having memory storage array function, themicroelectronic element having one or more columns of element contactseach column extending in a first direction along a face of themicroelectronic element, such that an axial plane extending in adirection normal to the face of the microelectronic element intersectsthe face of the microelectronic element along a line extending in thefirst direction and centered relative to the one or more columns ofelement contacts; packaging structure including: a dielectric layerhaving a surface overlying the face of the microelectronic element andfacing away from the face of the microelectronic element, the surface ofthe dielectric layer extending from a first edge thereof to a secondedge thereof opposite from the first edge, the first and second edgesextending in the first direction, wherein the surface of the dielectriclayer has first and second peripheral regions adjacent to the first andsecond edges, respectively, and a central region separating the firstand second peripheral regions and a plurality of terminals exposed atthe surface of the dielectric layer, at least some of the terminalsbeing electrically connected with the element contacts through tracesextending along the dielectric layer and metallized vias extending fromthe traces and contacting the element contacts, the terminals disposedat positions within a plurality of parallel columns and being configuredfor connecting the microelectronic package to at least one componentexternal to the microelectronic package, the terminals including firstterminals disposed within at least one column in the central region andsecond terminals exposed at the surface of the dielectric layer in atleast one of the peripheral regions, the first terminals beingconfigured to carry all address information usable by circuitry withinthe package to determine an addressable memory location from among allthe available addressable memory locations of a memory storage arraywithin the microelectronic element, the second terminals configured tocarry second information, the second information being other than theinformation carried by the first terminals, the second informationincluding data signals, wherein the central region is not wider thanthree and one-half times a minimum pitch between any two adjacentcolumns of the terminals, and the axial plane intersects the centralregion.
 2. The microelectronic package as claimed in claim 1, whereinthe first terminals are configured to carry all of the addressinformation usable by the circuitry within the package to determine theaddressable memory location.
 3. The microelectronic package as claimedin claim 1, wherein the first terminals are configured to carryinformation that controls an operating mode of the microelectronicelement.
 4. The microelectronic package as claimed in claim 1, whereinthe first terminals are configured to carry all of the command signalstransferred to the microelectronic package, the command signals beingwrite enable, row address strobe, and column address strobe signals. 5.The microelectronic package as claimed in claim 1, wherein the firstterminals are configured to carry clock signals transferred to themicroelectronic package, each microelectronic package being configuredto use the clock signals to sample signals received at the terminalswhich carry the address information.
 6. The microelectronic package asclaimed in claim 1, wherein the first terminals are configured to carryall of the bank address signals transferred to the microelectronicpackage.
 7. The microelectronic package as claimed in claim 1, whereinthe terminals are configured for connecting the microelectronic packageto an external component being a circuit panel.
 8. The microelectronicpackage as claimed in claim 1, wherein the first terminals are disposedat positions only within first and second columns of the plurality ofparallel columns.
 9. The microelectronic package as claimed in claim 8,wherein the first terminals are disposed at positions within a singlecolumn.
 10. A microelectronic package, comprising: a microelectronicelement having memory storage array function, the microelectronicelement having one or more columns of element contacts each columnextending in a first direction along a face of the microelectronicelement, such that an axial plane extending in a direction normal to theface of the microelectronic element intersects the face of themicroelectronic element along a line extending in the first directionand centered relative to the one or more columns of element contacts;packaging structure including: a dielectric layer having a surfaceoverlying the face of the microelectronic element and facing away fromthe face of the microelectronic element, wherein the surface of thedielectric layer has a central region, and a plurality of terminalsexposed at the surface of the dielectric layer, at least some of theterminals being electrically connected with the element contacts throughtraces extending along the dielectric layer and metallized viasextending from the traces and contacting the element contacts, theterminals disposed at positions within a plurality of parallel columnsand being configured for connecting the microelectronic package to atleast one component external to the microelectronic package, theterminals including first terminals disposed within at least one columnand the first terminals are disposed only in the central region, thefirst terminals being configured to carry all address information usableby circuitry within the package to determine an addressable memorylocation from among all the available addressable memory locations of amemory storage array within the microelectronic element, wherein thefirst terminals are disposed at positions only within first and secondcolumns of the plurality of parallel columns, wherein the central regionis not wider than three and one-half times a minimum pitch between anytwo adjacent columns of the terminals, and the axial plane intersectsthe central region.
 11. A microelectronic package, comprising: amicroelectronic element having memory storage array function, themicroelectronic element having one or more columns of element contactseach column extending in a first direction along a face of themicroelectronic element, such that an axial plane extending in adirection normal to the face of the microelectronic element intersectsthe face of the microelectronic element along a line extending in thefirst direction and centered relative to the one or more columns ofelement contacts; packaging structure including: a dielectric layerhaving a surface overlying the face of the microelectronic element andfacing away from the face of the microelectronic element, wherein thesurface of the dielectric layer has a central region, and a plurality ofterminals exposed at the surface of the dielectric layer, at least someof the terminals being electrically connected with the element contactsthrough traces extending along the dielectric layer and metallized viasextending from the traces and contacting the element contacts, theterminals disposed at positions within a plurality of parallel columnsand being configured for connecting the microelectronic package to atleast one component external to the microelectronic package, theterminals including first terminals disposed within at least one columnin the central region, the first terminals being configured to carry alladdress information usable by circuitry within the package to determinean addressable memory location from among all the available addressablememory locations of a memory storage array within the microelectronicelement, wherein the first terminals are disposed at positions onlywithin first and second columns of the plurality of parallel columns,wherein the central region is not wider than three and one-half times aminimum pitch between any two adjacent columns of the terminals, and theaxial plane intersects the central region.
 12. The microelectronicpackage as claimed in claim 11, wherein the first terminals areconfigured to carry information that controls an operating mode of themicroelectronic element.
 13. The microelectronic package as claimed inclaim 11, wherein the first terminals are configured to carry all of thecommand signals transferred to the microelectronic package, the commandsignals being write enable, row address strobe, and column addressstrobe signals.
 14. The microelectronic package as claimed in claim 11,wherein the first terminals are configured to carry clock signalstransferred to the microelectronic package, each microelectronic packagebeing configured to use the clock signals to sample signals received atthe terminals which carry the address information.
 15. Themicroelectronic package as claimed in claim 11, wherein the firstterminals are configured to carry all of the bank address signalstransferred to the microelectronic package.
 16. The microelectronicpackage as claimed in claim 11, wherein the terminals are configured forconnecting the microelectronic package to an external component being acircuit panel.
 17. The microelectronic package as claimed in claim 11,wherein the first terminals are disposed at positions within a singlecolumn.